Antonios Prodromakis and Theodore Antonakopoulos:

Non-Volatile Memory Emulator

The Pan-Hellenic Conference on Electronics and Telecommunications - PACET 2015, Ioannina, Greece, May 2015.

Abstract: This work presents a versatile and flexible FPGA-based platform, capable to emulate various NVM technologies, either at the chip or channel level, along with the effect of aging on their reliability and on their read/write response times. The proposed NVM emulator (NVM-E) is based on a reconfigurable hardware-software architecture, which enables the accurate representation of various NVM technologies, focusing especially at the MLC NAND Flash case. The NVM-E provides a valuable tool for the development and evaluation of memory-related algorithms, interface circuits and even whole storage systems, since it offers real-time and high precision emulation under user-defined aging conditions and adjustability to the characteristics of the emulated NVM technology. In this paper, we focus on the architecture of a NVM channel emulator and we present details about its internal functionality.

If you need additional information concerning this paper, please contact either one of the authors or send an e-mail to: comes-sup@ece.upatras.gr