Nikolaos Toulgaridis, Eleni Bougioukou and Theodore Antonakopoulos:

Real-time Emulation of Multiple NAND Flash Channels by Exploiting the DRAM Memory of High-end Servers

The Euromicro Conference on Digital System Design (DSD-2018), August 29-31, 2018, Prague, Czech Republic.

Abstract: A modular and versatile FPGA-based platform, designed for accurate emulation of multiple NAND Flash channels is presented in this work. The emulator is based on an expandable and reconfigurable hardware-software architecture that can be used for developing and testing of new NAND Flash controllers and for analyzing the behavior of existing NAND Flash controllers. The proposed emulator is based on PCIe based FPGA boards attached to a high-end Xeon server, supports standard memory interfaces, responds in proper time and has the capability to emulate memory space in the range of a few hundred GBs per channel. The emulator has been prototyped and tested and experimental results demonstrate that all timing requirements are satisfied under maximum read/write workloads.

If you need additional information concerning this paper, please contact either one of the authors or send an e-mail to: comes-sup@ece.upatras.gr